Part Number: Q/JKTD-12-200








Page No: 1 OF 4





Terminal pad materials: Tin-Plated Nickle-copper

Terminal pad solderability: Meets EIA specification RS 186-9E and ANSI/J-STD-002 Category 3.

Table1:DIMENTION(Unit:mm)

Model	Montrino		A	0,	В		С	D	Е
	Marking	Min.	Max.	Min.	Max.	Min.	Max	Min.	Min.
JK-nSMD200L	JD	3.0	3.5	1.5	1.8	0.3	0.7	0.15	0.1

Table2:PERFORMANCE RATINGS:

Model	V _{MAX}	I _{MAX}	I _H	I _T	P _D	Maximum Time To Trip		Resistance	
Model	(Vdc)	(A)	@25℃ (A)	@25°C	Typ (W)	Current	Time	Ri _{MIN}	R1 _{MAX}
			(A)	(A)	(**)	(A)	(Sec)	(Ω)	(Ω)
JK-nSMD200L	12.0	50.0	2.0	4.0	0.8	8.0	5.0	0.008	0.04

Table3:Test Conditons and Standards

Test Item	Test Conditons	Accept/Reject Criteria
Initial Resistance	In still air, 25℃	$0.008\text{-}0.04\Omega$
Holding Current	25℃, 2.0A, 60min	No Trip
Time to Trip	25℃, 8.0A	≤5.0 S
Trip endurance	12V, 50.0A, 60min	No arcing or burning

Table4:Thermal Derating Chart-I_H (A)

Part number	Maximum ambient operating temperatures(°C)								
Part number	-40	-20	0	25	40	50	60	70	85
JK-nSMD200L	2.68	2.33	2.15	2.00	1.66	1.49	1.37	1.15	0.80

Part Number: Q/JKTD-12-200








Page No: 2 OF 4



Solder reflow conditions



Profile Feature	Pb-Free Assembly 3°C/second max.				
Average ramp up rate (Ts _{MAX} to Tp)					
Preheat					
 Temperature min. (Ts_{MIN}) 	150°C				
 Temperature max. (Ts_{MAX}) 	200°C				
 Time (ts_{MIN} to ts_{MAX}) 	60-120 seconds				
Time maintained above:					
• Temperature (T _L)	217°C				
• Time (t _L)	60-150 seconds				
Peak/Classification temperature (Tp)	260°C				
Time within 5°C of actual peak temperat	ure				
Time (tp)	30 seconds max.				
Ramp down rate	3°C/second max.				
Time 25°C to peak temperature	8 minutes max.				

Note: All temperatures refer to topside of the package, measured on the package body surface.

- Recommended reflow methods: IR, vapor phase oven, hot air oven, N2 environment for lead-free.
- Devices are not designed to be wave soldered to the bottom side of the board.
- Recommended maximum paste thickness is 0.25mm (0.010inch).
- Devices can be cleaned using standard industry methods and solvents.
- Soldering temprature profile meets RoHs leadfree process.

Notes: If reflow temperatures exceed the recommended profile, devices may not meet the performance requirements

Part Number: Q/JKTD-12-200





Edition: A0

Page No: 3 OF 4




Tape and reel specifications (mm)


Coverning Specifications				
EIA 481-1				
W	8.15+0.15/-0.3			
P_0	4.0 ± 0.10			
\mathbf{P}_1	4.0± 0.10			
P_2	2.0 ± 0.05			
A_0	1.95 ± 0.10			
\mathbf{B}_0	3.65 ± 0.10			
D_0	1.55± 0.05			
F	3.50± 0.05			
E ₁	1.75 ± 0.10			
T	0.20 ± 0.10			
Leader min.	390			
Trailer min.	160			

Reel Dimensions				
A	178±1.0			
N	59±1			
\mathbf{W}_1	8.5+1.0/-0.2			
W2	12.0±1			

EIA Tape Component Dimentions



EIA Reel Dimentions




Operating Temperature: -40°C TO 85°C

Packaging: Bulk ,5000pcs per bag

Part Number: Q/JKTD-12-200










Recommended pad layout (mm)



Storage

The maximum ambient temperature shall not exceed 38 °C. Storage temperatures higher than 38 °C could result in the deformation of packaging materials. The maximum relative humidity recommended for storage is 60%. High humidity with high temperature can accelerate the oxidation of the solder plating on the termination and reduce the solderability of the components. Sealed plastic bags with desiccant shall be used to reduce the oxidation of the termination and shall only be opened prior to use. The products shall not be stored in areas where harmful gases containing sulfur or chlorine are present.

Warning

- · Use PPTC beyond the maximum ratings or improper use may result in device damage and possible electrical arcing and flame.
- · PPTC are intended for protection against occasional over current or over temperature fault conditions and should not be used when repeated fault conditions or prolonged trip events are anticipated.
- · Device performance can be impacted negatively if devices are handled in a manner inconsistent with recommended electronic, thermal, and mechanical procedures for electronic components.
- · Use PPTC with a large inductance in circuit will generate a circuit voltage (L di/dt) above the rated voltage of the PPTC.
- · Avoid impact PPTC device its thermal expansion like placed under pressure or installed in limited space.
- · Contamination of the PPTC material with certain silicon based oils or some aggressive solvents can adversely impact the performance of the devices .PPTC SMD can be cleaned by standard methods.
- · Requests that customers comply with our recommended solder pad layouts and recommended reflow profile. Improper board layouts or reflow profile could negatively impact solderability performance of our devices.