

Silicon Carbide Power MOSFET

N-Channel Enhancement Mode

Features

- High Blocking Voltage with Low On-Resistance
- High Speed Switching with Low Capacitances
- Easy to Parallel and Simple to Drive
- Avalanche Ruggedness
- Halogen Free, ROHS Compliant


Benefits

- Higher System Efficiency
- Reduced Cooling Requirements
- Increased Power Density
- Increased System Switching Frequency
- Pulsed Power applications

Applications

- Solar Inverters
- Switch Mode Power Supplies
- High Voltage DC/DC Converters
- Battery Chargers
- Motor Drives

Package



Part Number	Package
JX3S0160R120M	TO-247-3

Maximum Ratings ($T_c = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Value	Unit	Test Conditions	Note
$V_{DS\max}$	Drain - Source Voltage	1200	V	$V_{GS}=0\text{V}, I_D=100\mu\text{A}$	
$V_{GS\max}$	Gate - Source Voltage	-10/+25	V	Absolute maximum values	
V_{GSop}	Gate - Source Voltage	-5/+20	V	Recommended operational values	
I_D	Continuous Drain Current	17 11	A	$V_{GS}=20\text{V}, T_c=25^\circ\text{C}$ $V_{GS}=20\text{V}, T_c=100^\circ\text{C}$	
I_{DM}	Pulse Drain Current	38	A	Pulse width limited by $T_{j\max}$	
P_D	Power Dissipation	127	W	$T_c=25^\circ\text{C}, T_j=150^\circ\text{C}$	Fig. 10
T_j, T_{stg}	Operating Junction and Storage Temperature	-55 to +150	°C		



JX3S0160R120M

Electrical Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions	Note
V _{(BR)DSS}	Drain-Source Breakdown Voltage	1200			V	V _{GS} =0V, I _D =100μA	
V _{GS(th)}	Gate Threshold Voltage	2.0	2.4	4.0	V	V _{GS} = V _{DS} , I _D =2.5mA, T _C =25°C	Fig. 6
			1.8			V _{GS} = V _{DS} , I _D =2.5mA, T _C =150°C	
I _{DSS}	Zero Gate Voltage Drain Current		1	100	μA	V _{DS} = 1200V, V _{GS} =0V	
I _{GSS}	Gate-Source Leakage Current		20	200	nA	V _{GS} =20V, V _{DS} = 0V	
R _{D(on)}	Drain-Source on-state Resistance	160	192	mΩ	V _{GS} =20V, I _D =10A, T _C =25°C		Fig. 4
		285			V _{GS} =20V, I _D =10A, T _C =150°C		
g _{fs}	Transconductance	4.2		S	V _{GS} = 20 V, I _D = 10A, T _J = 25 °C		Fig. 5
		4.0			V _{GS} = 20 V, I _D = 10A, T _J = 150 °C		
C _{iss}	Input Capacitance	950			pF	V _{GS} =0V, V _{DS} =1000 V, f=1MHz V _{AC} =25 mV	Fig. 8
C _{oss}	Output Capacitance	35.0					
C _{rss}	Reverse Transfer Capacitance	8.5					
E _{ON}	Turn-On Switching Energy	95			μJ	V _{DS} =800V, V _{GS} =-5/20V, I _D = 10A, R _{G(ext)} = 2.5Ω, L= 256 μH	
E _{OFF}	Turn-Off Switching Energy	48					
t _{d(on)}	Turn-On Delay Time	12					
t _r	Rise Time	20					
t _{d(off)}	Turn-Off Delay Time	15			ns	V _{DD} =800V, V _{GS} =-5/20 V I _D = 10A, R _{G(ext)} = 2.5 Ω , R _L =80Ω , Timing relative to V _{DS}	
t _f	Fall Time	10					
R _{G(int)}	Internal Gate Resistance	5.8					
Q _{gs}	Gate to Source Charge	9					
Q _{gd}	Gate to Drain Charge	17			nC	V _{DD} =800V, V _{GS} =-5/20 V I _D = 10A	Fig. 9
Q _g	Total Gate Charge	42					

Reverse Diode Characteristics

Symbol	Parameter	Typ.	Max.	Unit	Test Conditions	Note
V _{SD}	Diode Forward Voltage	3.5		V	V _{GS} = -5V, I _{SD} = 5 A, T _J = 25 °C	Fig. 7
		3.3		V	V _{GS} = -5V, I _{SD} = 5 A, T _J = 150 °C	
I _s	Continuous Diode Forward Current		17	A	T _C = 25°C	
t _{rr}	Reverse Recovery time	14		ns	V _{GS} = -5V, I _{SD} = 10 A, V _R = 800V, dif/dt=1000A/μs;	
Q _{rr}	Reverse Recovery Charge	44		nC		
I _{rrm}	Peak Reverse Recovery Current	6.0		A		

Thermal Characteristics

Symbol	Parameter	Typ.	Unit	Test Conditions	Note
R _{θJC}	Thermal Resistance from Junction to Case	0.98	°C/W		Fig. 11
R _{θJA}	Thermal Resistance From Junction to Ambient	40			

Typical Performance




Figure 1. Output Characteristics $T_J = -55^\circ\text{C}$




Figure 2. Transient Thermal Impedance




Figure 3. Output Characteristics $T_J = 150^\circ\text{C}$




Figure 4. On-Resistance For Various Gate Voltage




Figure 5. Transfer Characteristic for Various Junction Temperatures




Figure 6. Threshold Voltage vs. Temperature




Figure 7. Body Diode Characteristics




Figure 8. Capacitances vs. Drain-Source Voltage




Figure 9. Gate Charge Characteristics




Figure 10. Power Dissipation Derating

Package Dimensions: TO-247-3L

