JK-mSMD050-30 PPTC DEVICES							Edition: AO						
Part Number:	Q/JKTD	-30-050					Pag	e No: 1 ()F 3				
Pb RoHS								金瑞电子材料 Jinrui Electronic material					
A Terminal pad materials :Tin-Plated Nickle-copper Terminal pad solderability : Meets EIA specification RS 186-9E and ANSI/J-STD-002 Category 3. Marking : JK050=1812(050)													
D Table1 :DIMENTIC	DN(Unit : m	m)	E	° o'	5				T				
Model	Marking	Min.	A Max	. Min	B	B Max.		C Min. M			D Min.	E Min	
JK-mSMD050-30	JK050	4.37		4.73 3.0 [°]		1 0.4					.30	0.25	
Table2 :PERFORM	ANCE RAT	ΓINGS: I _{max} (A)	I _{hold} @25℃	I _{trip} @25℃	P _d Typ (W)	,	Maxi Time T	mum Го Trip		Resistance		e	
Woder	(Vdc)		(A)	(A)			arrent	Time	Rim		Ri _{typ}	$R1_{max}$	
JK-mSMD050-30	30.0	100	0.50	1.00	0.8		(A) 8.0	(Sec) 0.15	(Ω 0.15		(Ω) 0.250	(Ω) 1.000	
Table3:Test Cond	II		8							~		1.000	
Item		Test Conditon					Standard						
Initial Resist		25℃ 25℃, 0.50A, 60min					0.150~1.000Ω						
I _H T _{trip}		25°C, 8.0A					<u>No Trip</u> ≤0.15s						
Trip endurance			30V, 100A, 1hr					No arcing or burning					
Operating Temp Packaging: Bul			D 85°C										

JK-mSMD050-30 PPTC DEVICES Part Number: Q/JKTD-30-050



Edition: A0

Page No: 2 OF 3



Solder reflow conditions

Time maintained above:

Peak/Classification temperature (Tp)

Time 25°C to peak temperature


Time within 5°C of actual peak temperature

• Temperature (T₁)

Ramp down rate

Time (t_L)

Time (tp)



• Recommended reflow methods: IR, vapor phase oven, hot air oven, N2 environment for lead-free.

• Devices are not designed to be wave soldered to the bottom side of the board.

• Recommended maximum paste thickness is 0.25mm (0.010inch).

• Devices can be cleaned using standard industry methods and solvents.

• Soldering temprature profile meets RoHs leadfree process.

Note: All temperatures refer to topside of the package, measured on the package body surface.

Notes: If reflow temperatures exceed the recommended profile, devices may not meet the performance requirements

217°C

260°C

60-150 seconds

30 seconds max.

3°C/second max.

8 minutes max.


JK-mSMD050-30 PPTC DEVICES Part Number: Q/JKTD-30-050

Pb RoHS Edition: A0

Page No: 3 OF 3



Recommended pad layout (mm)



WARNING

• Use PPTC beyond the maximum ratings or improper use may result in device damage and possible electrical arcing and flame.

• PPTC are intended for protection against occasional over current or over temperature fault conditions and should not be used when repeated fault conditions or prolonged trip events are anticipated.

• Device performance can be impacted negatively if devices are handled in a manner inconsistent with recommended electronic, thermal, and mechanical procedures for electronic components.

 \cdot Use PPTC with a large inductance in circuit will generate a circuit voltage (L di/dt) above the rated voltage of the PPTC.

 \cdot Avoid impact PPTC device its thermal expansion like placed under pressure or installed in limited space.

 \cdot Contamination of the PPTC material with certain silicon based oils or some aggressive solvents can adversely impact the performance of the devices.PPTC SMD can be cleaned by standard methods.

 \cdot Requests that customers comply with our recommended solder pad layouts and recommended reflow profile. Improper board layouts or reflow profilecould negatively impact solderability performance of our devices.