
0JK-mSMD030-60 PPTC DEVICES

Edition: A0

Part Number: Q/JKTD-30-60

Page No: 1 OF 3





Terminal pad materials: Tin-Plated Nickle-copper

Terminal pad solderability: Meets EIA specification RS 186-9E and ANSI/J-STD-002 Category 3.

Marking: JK030=1812(060)

Table1:DIMENTION(Unit:mm)

Model	Marking	A	_/2	В	С		D	E	
Model	Marking	Min.	Max.	Min.	Max.	Min.	Max	Min.	Min
JK-mSMD030-60	JK030	4.37	4.73	3.07	3.41	0.50	1.00	0.30	0.25

Table2:PERFORMANCE RATINGS:

Model	V_{max}	I_{max}	I _{hold} @25℃	I_{trip} P_{d} $@25^{\circ}\mathbb{C}$ Typ		Maximum Time To Trip		Resistance		
Woder	(Vdc)	(Vdc) (A)	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		(W)	Current	Time	Rimin	Ri _{typ}	R1 _{max}
				(A)		(A)	(Sec)	(Ω)	(Ω)	(Ω)
JK-mSMD030-60	60.0	40	0.30	0.60	0.8	8.0	0.10	0.250	0.350	3.800

Table3:Test Conditons and Standards

Item	Test Conditon	Standard		
Initial Resistance	25℃	$0.250{\sim}3.800\Omega$		
I_{H}	25℃, 0.30A, 60min	No Trip		
T _{trip}	25℃, 8.0A	≤0.10s		
Trip endurance	60V, 40A, 1hr	No arcing or burning		

Operating Temperature: -40°C TO 85°C

Packaging: Bulk, 1500 pcs per bag

JK-mSMD030-60 PPTC DEVICES


Part Number: Q/JKTD-30-060



Edition: A0

Page No: 2 OF 3

Solder reflow conditions



Pb-Free Assembly				
3°C/second max.				
150°C				
200°C				
60-120 seconds				
217°C				
60-150 seconds				
260°C				
ure				
30 seconds max.				
3°C/second max.				
8 minutes max.				

Note: All temperatures refer to topside of the package, measured on the package body surface.

- Recommended reflow methods: IR, vapor phase oven, hot air oven, N2 environment for lead-free.
- Devices are not designed to be wave soldered to the bottom side of the board.
- Recommended maximum paste thickness is 0.25mm (0.010inch).
- Devices can be cleaned using standard industry methods and solvents.
- Soldering temprature profile meets RoHs leadfree process.


Notes: If reflow temperatures exceed the recommended profile, devices may not meet the performance requirements

JK-mSMD030-60 PPTC DEVICES

Part Number: Q/JKTD-30-060 Page No: 3 OF 3



Recommended pad layout (mm)



WARNING

· Use PPTC beyond the maximum ratings or improper use may result in device damage and possible electrical arcing and flame.

Edition: A0

- · PPTC are intended for protection against occasional over current or over temperature fault conditions and should not be used when repeated fault conditions or prolonged trip events are anticipated.
- · Device performance can be impacted negatively if devices are handled in a manner inconsistent with recommended electronic, thermal, and mechanical procedures for electronic components.
- · Use PPTC with a large inductance in circuit will generate a circuit voltage (L di/dt) above the rated voltage of the PPTC.
- · Avoid impact PPTC device its thermal expansion like placed under pressure or installed in limited space.
- · Contamination of the PPTC material with certain silicon based oils or some aggressive solvents can adversely impact the performance of the devices.PPTC SMD can be cleaned by standard methods.
- · Requests that customers comply with our recommended solder pad layouts and recommended reflow profile. Improper board layouts or reflow profilecould negatively impact solderability performance of our devices.